Multiprocessing on seL4 with verified kernels


Kent McLeod | seL4 Summit 2022 | Munich, Germany




Usable CPU count by kernel configuration



SMP seL4 configurations





(Re)Introducing: Partitioned multikernel




What are the trade-offs?

	Multikernel	SMP
Kernel State	Partitioned	Shared
Concurrency in	No - better	Yes - hard to
Kernel	verification	verify
Cross-core	Implemented at	Implemented by
communications	userlevel	kernel






seL4 SMP kernel (Big lock)



Multicore (SMP)



Concurrency in the kernel

- seL4 proofs model sequential execution
- proof has to cover all conceptual scenarios that can arise from concurrent execution
- Want to introduce mutual exclusion primitives and prove them correct
- Kernel entry code runs outside of the lock

A := 0

 Ra = *A
 Ra = *A

 Ra = Ra + 1
 Ra = Ra + 1

 *A = Ra
 *A = Ra


A = 1, Ra = 1, Rb= 1

Weak memory models

- Modern ISAs don't have strong memory models
- Can observe behaviours that aren't sequentially consistent
- Concurrent code that works on same core may not work on separate cores

A := 0, B:= 0 *A = 1 Ra = *B *B = 1 Rb = *A

Ra := 0, Rb:= 0




Check-point

- SMP kernel has shared state
- Concurrency in the kernel
- Big kernel lock:
 - Simplifies verification, but not by a lot initially
 - Adds locking overhead to all kernel operations
- Non-negligible code changes for implementing SMP design


Multiprocessing on seL4 with verified kernels?

- 1. No concurrency in the kernel
- 2. No changes to verified C code
- 3. Still need to be able to build useful systems
- 4. Ideally possible to migrate to SMP



Memory Partitioned kernel

Kernel memory management via untypeds




Inter-process Communication


	Unicore and SMP	Multikernel
Shared memory	Duplicate frame mappings	Duplicate frame mappings of device untyped
Signalling	Notifications	Notifications or IPIs
PPC	Endpoints	Endpoints or implemented at userlevel

Signalling in multikernels

- 1. If the target is on a different core, invoke an IPI capability
- 2. Generate an IPI
- 3. Other core is interrupted and delivers IRQ to bound notification
- 4. Remote thread receives notification and acks IPI IRQ



Example: a multikernel system with CAmkES*



* Or other component architectures

Example: CAmkES ADL

component Adder { control; dataport Buf d; consumes DataAvailable irq; emits DataAvailable irq2;

component Client {
 control;
 dataport Buf d;
 consumes DataAvailable irq;
 emits DataAvailable irq2;

assembly { composition { component Adder adder; component Client client;

> connection seL4SharedData s(from adder.d, to client.d); connection seL4NotificationNative irq(from client.irq2, to adder.irq); connection seL4NotificationNative irq2(from adder.irq2, to client.irq);


configuration {
 adder.node = "node1";
 client.node = "node0";

Example: CAmkES ADL

```
assembly {
  composition {
    component Kernel node0;
  configuration {
    node0.node id = 0;
    node0.memory = [{
      "node": "/memory@40000000",
      "reg": [
        {"start": 0x4000000, "size": 0x10000000 },
      ]}];
    node0.reserved = [
        {"start": 0x5000000, "size": 0x10000000 },
      ];
    node0.shared pool = [
      {"start": 0x6000000, "size": 0x10000000 },
    ];
```


```
assembly {
  composition {
    component Kernel node1;
  configuration {
    node1.node id = 1;
    node1.memory = [{
      "node": "/memory@40000000",
      "reg": [
        {"start": 0x5000000, "size": 0x10000000 },
      ]}];
    node1.reserved = [
        {"start": 0x40000000, "size": 0x10000000 },
      ];
    node1.shared pool = [
      {"start": 0x6000000, "size": 0x10000000 },
    ;
```

Example: Memory Layout




Example: CAmkES build CAMKES.adl $|0|\overline{0}$ 00 00 010 |0|0Capdl.0.img Kernel.1.elf Kernel.0.elf Capdl.1.img Elfloader.img

Example: Boot process



Time since boot

IPC with CAmkES



Summary of work so far

- Elfloader changed to support multiple kernel setups
- Kernel compilation tooling tweaked to support partitioned memory and IRQs
- IPI capability
- CAmkES extensions
 - Multiple kernels and capdl-loader-apps
 - Multikernel aware connectors
 - Future work to support SMP apps on multikernel

Steps towards verified SMP

- 1. Build out concurrent verifiection framework for multikernel
- 2. Unified domain scheduler
- 3. Unified kernel address space
- 4. Scalable notifications
- 5. Other forms of kernel resource sharing
- 6. General SMP

Follow-up steps

- SMP-like user apps
- Scalable cross-core notifications
- Investigating impact of replicated data on shared caches
- Transparent cross-core seL4RPCCall CAmkES connectors
- Finish off multi-vm multicore example

Overall summary

- Current verified configurations only single core
- SMP verified configurations still a long way away
- Should be possible to support verified multikernel configurations significantly sooner
- Restrictions from multikernel design may be less significant for static component architectures
- Multikernel verification projects also work towards eventual SMP verification

Discussion