

#### School of Computer Science & Engineering

#### **Trustworthy Systems Group**

# State of seL4-related Research at Trustworthy Systems



Gernot Heiser gernot@trustworthy.systems





### Seld Success Story – What's Next?






AArch64 in progress

sel 4: World's first OS kernel with correctness proof!

seL4: Still only verified OS kernel with finegrained access control



seL4: Unique, policy-free resource management (time and space)

#### Present limitations

- initialisation code not verified
- MMU, caches modelled abstractly
- Multicore not yet verified

© Gernot Heiser 2022 – CC BY 4.0




# Time – The Final Frontier

### **Issues With Time**



#### Low affects High's progress

- Cause deadline miss
- Integrity violation




#### High affects Low's progress

- Information leakage
- Confidentiality violation

### Temporal Integrity: MCS Kernel





However: Complex recovery, transaction semantics needed



### Goal: Simple Servers, Minimal Policy




#### **Idea: Budget contract**

- 1. Client cannot enter server with less than C<sub>0</sub> budget
- 2. Server cannot consume more than C<sub>0</sub> budget

No budget expiry in well-configured server

Protect client from mis-behaving server



#### Status:

- Student Mitch Johnston working through various implementation issues
- Expect RFC soon



### Later: Formal Scheduling Analysis



#### **Challenge: Prove timeliness of critical real-time components**

- MCS provides mechanisms
- WCET analysis of kernel done (for old version on old HW
   (i)
- In principle can reason about schedulability

#### Reality:

- Need to resolve usability issues with MCS
- WCET analysis for old version on old HW
- More theory work needed


#### **Status:**

- Not started yet
- Looking for good PhD student!



### Confidentiality: Timing Channels





Microarchitectural timing channels:


Contention for shared hardware resources affects execution speed

Standard approach: Patch & Pray

### Time Protection: Principled Prevention

[Ge et al, EuroSys'19]





**Aim:** Provably prevent information flow through micro-architectural timing channels

### Temporal Partitioning: Flush on Switch



Must remove any history dependence!

- 1.  $T_0 = current\_time()$
- 2. Switch user context
- 3. Flush on-core state
- 4. while (T<sub>0</sub>+WCET < current\_time());
- 5. Reprogram timer
- 6. return

Latency depends on prior execution!

Time padding to remove dependency

### **Proving Temporal Partitioning**



Must remove any history dependence!

- 1. T<sub>0</sub> = current\_time()
- 2. Switch user context
- 3. Flush on-core state
- 4. while (T<sub>0</sub>+WCET < current\_time());
- 5. Reprogram timer
- 6. return

**Prove:** flush all non-partitioned HW

- Needs model of stateful HW
- Somewhat idealised on present HW
   ... but matches RISC-V prototype
- Functional property

**Prove:** access to shared data is deterministic

- Each access sees same cache state
- Needs cache model
- Functional property

Prove: padding is correct



### Padding: Use Minimal Clock Abstraction



## **Abstract clock = monotonically increasing counter** Operations:

- Add constant to clock value
- Compare clock values

To prove: padding loop terminates as soon as clock ≥ T0+WCET

Functional property!

### Time Protection Verification: Status



- 1. [Done] Specify isolation property
- 2. [Done] Prove enforcement on high-level model
- 3. [In progress] Connect to seL4 proofs
  - 1. [Done] Update seL4 abstract specification to account for memory accesses
  - 2. Prove these accesses are bounded according to security policy
  - 3. Connect 3.1-3.2 to high-level model to prove isolation property
  - 4. Prove preservation of 3.1-3.3 by refinement to lower-level seL4 specifications

#### **Support:**

- Australian Research Council
- USAF-AOARD
- NCSC (UK)



### Hardware Support for Time Protection



- 1.  $T_0 = current_time()$
- 2. Switch user context
- 3. Flush on-core state
- 4. while (T<sub>0</sub>+WCET < current\_time());
- 5. Reprogram timer
- 6. return

#### **Hardware Reality:**

Mainstream processors do not allow resetting all history-dependent state! [Ge et al., APSys'18]

#### RISC-V to the rescue!

- Add instruction to clean state
- Also help with padding
- See talk by Nils Wistoff





# Multicore Performance



### Getting Rid of the Big Kernel Lock?



#### **Background:**

- Multicore seL4 uses a single big lock
- Works because seL4 syscalls are short
- Makes sense as long cost of migrating cache line is small fraction of syscall cost

#### Issue:

- While not generally a performance issue, BKL leads to very pessimistic WCET
- Also large cross-core timing channels
- Removing take single-kernel image further

#### Aim:

Resolve locking issue before progressing with multicore verification



### Getting Rid of the Big Kernel Lock?



Writer has to wait at most 1 reader's locking time to obtain lock

#### Idea:

- Bounded reader-writer lock
- Lock-free updates

#### Status:

- Done: Implementations for x86 and Arm
- Done: Proofs of desired properties
- In progress: Implementation in seL4

#### Support:

NCSC (UK)



### So, Why Isn't seL4 Everywhere by Now?



- Usability
- Functionality: Native services
- Trustworthiness: More than the kernel
- Applicability: Embedded vs general-purpose




# Usability



### Recommended Framework: CAmkES





### New Framework: seL4 Core Platform



#### Small OS/SDK for IoT, cyber-physical and other embedded use cases

- Leverage seL4-enforced isolation for strong security/safety
- Lean, retain seL4's superior performance
- Retain near-minimal trusted computing base (TCB)
- Integrate with build system of your choice
- Support "correct" use of seL4 mechanisms by default
- Be amenable to formal verification of the TCB

Details in Zoltan Kocsis' talk

#### **Support:**

NCSC (UK)






# Functionality: Native Services

### Key Component: Driver Framework





Details in Lucy Parker's talk

#### **Support:**

- seL4 Foundation
- TII

#### Aim:

- Simple model for robust drivers
- Secure, low-overhead sharing of devices between components
- Low overhead

#### Approach:

- Zero-copy transport layer
- Standard interfaces, virtIO
- Re-use Linux drivers in per-device VM
- Investigate verifying MUX, Controller





# Trustworthiness

More than the kernel



### Cost of Verification?



Verifying code not written for verification is infeasible, significant expertise required for writing verifiable code!

Abstract
Model

170,000 lines of proof
11 person years

C code

Com

10,000 lines of code


Designed and implemented for verification!

Complete seL4 proof base now  $\gg$  1,000,000 lines!




### **Verification Cost in Context**





### Beyond the Kernel






### Reducing Cost of Verified Systems Code O



**Aim:** Simplify verifying user-level OS components



#### Idea:

- Use low-level but safe. systems language with certifying compiler
- Gives many proof obligations for free

#### Systems language:

- memory safe
- not managed (no garbage collector)
- low-level (obvious translation)
- interfacing to hardware
- no run-time system



Approach: Re-Use CakeML Framework

#### CakeML:

- functional language
- type & memory safe
- managed (garbage collector)
- high-level, abstract machine
- verified run time
- verified compiler
- mature system
- active ecosystem

Great, but too high-level!

CakeML compiler

Pancake compiler

Flatten structs

Creptang imperative language without structs

Normalise program

LoopLang expressions
Replace loops

Approach:

Re-use lower part of CakeML compiler stack for imperative language

a language fo ompiling away Turn pattern matches into Fuse function calls/ann into multi-arg calls/apps Track where closure values flow & inline small functions last language with closures Introduce C-style fast Fold constants and Split over-sized functions into many small functions RHS of assignment Simplify program Turn stack accesses into Rename registers to match Encode program as MIPS-64 RISC-Hardware below this line Proof-producing,


### Verified Pancake Compiler

Pancake compiler is written in CakeML

⇒ can use CakeML compiler to produce verified Pancake compiler binary!

#### Status:

- Mostly done: Toy (serial) driver verification to explore semantics
- Prototype done: Parser
- Almost done: Verification of link to CakeML compiler:
- In progress: Binary compiler bootstrap
- Not started: Shared-memory driver-device, driver-client






# **Applicability**

Embedded vs General-Purpose



### Makatea: Secure VPN Service





### Provably Secure General-Purpose OS



#### **Problem:**

- GP-OS with security policy diversity
- Proof that policy is enforced
- Performance

#### **Solution:**

- Multi-server OS with policy isolated in security server
- Object servers provable to ensure complete mediation
- Connection server authorises comms channels

#### Status:


prototyping core servers

#### **Partners**

Penn State

**Support** 

**NCSC** 







# FAQ: If You Did It Again, What Would Be Different?

### Major Issues?



#### Addressed by

- reply caps
- reply objects

#### Main issues with original seL4:

- Need protocols for establishing reply channel
- Naïve scheduling with no serious time management

Addressed by scheduling contexts (MCS)

### Annoyances [1/2]: Map/Unmap Args



#### Issue:

 Mapping operates on frame, taking address space as argument:

 User view is that the mapping is added to the AS, which is modified:

#### **Better:**

• AS\_c.Map(frame\_c, vaddr,

AS\_c.Unmap(vaddr, vaddr,

#### Cost:

- Mapping multiple frames requires one syscall per frame
- Same for Unmap

#### **Multi-frame operations:**

- Process creation
- Write-protecting/unprotecting for
  - copy-on-write
  - garbage collection

#### Status:

 SMOS, AutoOS will demonstrate costs



### Annoyances [2/2]: Lazy FPU Switch



#### Issue:

- Compilers use FPU registers for string ops, etc
- Most app code uses FPU
- No benefit from lazy switching

#### **Better:**

- Principled resource management: make FPU access a right, provided by FPU object
- Switch FPU eagerly

#### **Present FPU context switching is lazy:**

- 1. At context switch, disable FPU
- 2. Access causes fault
- 3. On fault, switch FPU state & enable

#### Cost:

- Extra kernel entry
- For servers not using FPU:
  - wastes memory in thread control block
  - WCET must assume FPU switch!



### Issues Under Investigation



#### Issue:

- Signal that unblocks thread moves it to front of scheduling queue
- ACKing IRQ requires a syscall
- Can we abort IPC by Signal?

Messes with scheduling analysis

Why not implicit in waiting on IRQ Notification?

- Would much simplify timeout implementation
- Idea is to have a mask that says which Signals may abort



### Summary



- seL4 is the best but we can still improve it!
  - Budget thresholds: simplify implementation of passive servers
  - Time protection: principled way for preventing timing channels
  - Improved locks: make multicore better
  - Hopefully get rid of some long-standing annoyances
- seL4 is real-world capable but we can make it easier!
  - seL4 Core Platform: lean & easy to deploy
  - seL4 Device Driver Framework: ease driver writing
  - Pancake: towards verified device drivers
- seL4 can own the embedded space but we can take it further!
  - seL4 on server platforms
  - General-purpose, provably-secure system








Defining the state of the art in trustworthy systems since 2009



### seL4CP Abstractions




- Thin wrapper of seL4 abstractions
- Encourage "correct" use of seL4




Memory Region (MR)

### seL4CP Status

- Used in products (AArch64-based)
- Platform and ISA ports in progress (x64, RV64)
- Virtualisation support in progress
- Dynamic features prototype:
  - fault handlers
  - start/stop protection domains
  - re-initialise protection domains
  - empty protection domains (for late app loading)
- Verified mapping to CapDL in progress
- Push-button verification of CapDL under investigation







init.c

### Low-Overhead Transport



#### Status:

- Optimising transport layer
- Release soon

- Single-threaded
- Event-driven

